Abstract-A 50 GSamples/s track and hold amplifier (THA) is designed and fabricated in a 0.25 µm InP HBT technology. High speed switching functionality in the amplifier is achieved using base-collector diodes rather than switched-emitter-followers (SEF). Operating with −5 V and −2.5 V supplies, it achieves IIP3 more than +16 dBm up to 22 GHz. An HD3 of −30.3 dB is measured at +7.5 dBm input power which is P1dB point of THA at 15 GHz. Time domain measurement verifies the sampling rate of 50 GSamples/s in the THA.
I. INTRODUCTION
The usage of digital receivers in optical transceivers and millimeter-wave radios is growing rapidly and consequently requiring high speed analog-to-digital converters (ADCs) [1] . The overall performance of these systems is strongly dependent on the performance of ADCs in terms of bandwidth, sampling rate, resolution and linearity. Therefore, these ADCs needs to be designed carefully. Design of a high speed track and hold amplifier (THA) is one of the challenging bottlenecks in the design of high sampling-rate ADCs.
Recently reported high sampling-rate THAs which are either SiGe-based [1] - [3] or InP-based [4] , [5] have been designed using a switched emitter followers. The THA presented in this paper uses a base-collector diode rather than a switched emitter follower stage. Here we present a THA which operates at 50 GSamples/s and shows an IIP3 greater than +16 dBm for RF input signal frequencies up to 22 GHz. This THA has the fastest sampling rate among the reported THAs [4] , [5] in the InP HBT technology. We briefly describe InP HBT process used in this work in Section II. Then, the circuit diagram and its operation is explained in Section III. Finally, the measurement results are presented in Section IV.
II. 0.25 µm INDIUM PHOSPHIDE HBT PROCESS
The THA IC reported in this paper uses the 0.25 µm InP HBT technology with a ∼ 4.5 V breakdown voltage. A single HBT has a peak bandwidth of f max = 700 GHz and f T = 400 GHz.
A four-metal interconnect stack is used in the fabrication of the circuit. Compact, stacked interconnect vias provide access from the top layer of metal interconnect for signal (3 µm thick) to the three lower layers (each 1 µm thick). 
III. TRACK AND HOLD AMPLIFIER DESIGN
The conceptual block diagram of the THA presented in this paper is shown Fig. 1 where the track and hold switches are operating with the sampling rate defined by the clock network. 50 Ω match in the input and output is provided by the input buffer and the output driver stages. The input buffer is also designed to provide the high linearity in the input (IIP3) of the amplifier. Figure 2 represents the schematic of the input buffer, two track and hold switches and the output buffer. The main core of the input buffer (Q 1-6 ) consists of two degenerated differential pairs where the linearity error caused by V BE modulation of Q 1,2 is compensated by the one of Q 5, 6 and consequently a high linearity buffer is achieved.
The design of track and hold switches is benefited of using high speed base-collector (BC) diodes rather than base-emitter (BE) in the form of switched emitter follower stages for the following reasons: 1) Fast HBTs in this technology are fabricated using thin and highly doped BE junctions which degrades the break-down voltage [6] , [7] .
U.S. Government work not protected by U.S. copyright 2) The time constant of R on C of f (where R on is the forward bias resistance of the diode and C of f is the depletion region capacitance) in the BE diode is much larger than the one in the BC diode which makes the BC diode a faster switch.
3) BC diode in DHBT technology has minority carrier storage time approximately equal to base transit time (in the order of 40 fs) which is much smaller in contrast to homojunction (BJTs) and single HBTs where the BC junction suffers from large hole minority carrier storage time in the subcollector, resulting in a large reverse recovery time. For this reason, the BC diode is of advantage in the InP/InGaAs DHBT technology, but would perform poor in GaAs/AlGaAs SHBT and SiGe/Si bipolar processes. 4) The Track & Hold switch designed by BC diode does not suffer from instability issues of emitter followers and consequently reduces the excessive peaking in the AC response of the THA circuit.
The operation of the track and hold switches can be explained as follows:
• In the track mode, transistor Q 9 is conducting and its 6 mA current is drawn from the BC diode which cause the input signal to appear across the hold capacitance (C hold ). The value of MIM hold capacitance is selected as 120 fF based on the design methodology reported in [2] .
• In the hold mode, Q 10 and Q 12 are conducting and a total current of 12 mA is drawn from the 85 Ω load resistor of the input buffer and provides a voltage drop of 1 V across the resistor. This voltage drop completely turns off the BC diode whose V BE-on is 0.8 V. The reason to choose such a large voltage drop is to have a large dynamic range for all the various sampling rates specially for sampling rates lower than the Nyquist rate where the large signal swings in the output of the input buffer can turn on the BC diode if it is not fully turned off. The values of the feedthrough cancellation capacitors (C F ) are selected equal to the value of the BC diode capacitance in this design.
Since the goal of this work was to design a Sample & Hold circuit where two master and slave THAs are cascaded and operate in opposite modes, by turning off the output buffer in the hold mode, the valid data in the output of the master THA becomes inaccessible for the slave THA to be read. Therefore, the output buffer of THA is designed to be always in the on state in the price of having signal droop during the hold mode.
The core of the output driver [shown in Fig.1 ] is a degenerated differential pair with 50 Ω loads and a 120 Ω degeneration resistor with the tail current of 35 mA while another differential pair with a 35 mA tail current is preceding that.
The clock network of THA is designed by cascading a Cherry-Hooper amplifier with the differential common emitter stages and it converts the single-ended 150 mV p-p clock signal to a 300 mV p-p differential signal which is applied to the track and hold switches. 
IV. MEASUREMENT RESULTS
The THA chip shown in Fig. 3 , consumes 130 mA and 220 mA from power supplies of −5 V and −2.5 V, respectively. The clock network and the output driver are drawing 150 mA and 70 mA respectively, from the −2.5 V supply.
2-port RF measurements of the THA were performed from 100 MHz to 40 GHz using an Agilent PNA-X N5245 network analyzer after LRRM calibration. The non-stimulated input and output ports were terminated by a 50 Ω termination. The single-ended S-parameters in the track mode are shown in Fig. 4 .
Time-domain measurements were conducted using Rohde & Schwarz SMF 100A signal generator for the input signal and Agilent E8257D-M50 50 GHz signal generator for the clock source. Figure 5 which has been captured by an Agilent 86100A wide-band Oscilloscope, shows a differential output signal at 10 GHz which is being sampled by 50 GSamples/s sampling rate. Figure 6 shows the spectral content of a two tone test at 18 GHz. Using a Rohde & Schwarz FSU 20 Hz-46 GHz spectrum analyzer, the fundamental signal powers and their corresponding third-order intermodulation products were cap- tured by sweeping the input power over the range of −10 to +10 dBm. The extrapolated IIP3 and OIP3 are +17.2 dBm and +6.2 dBm, respectively. Using the same measurement methodology, IIP3 and OIP3 of the THA has been extracted and shown in Fig. 7 over the input frequency range of 2 to 22 GHz. Fig. 7 shows an IIP3 more than +16 dBm up to 22 GHz which verifies the high linearity of the THA circuit.
The harmonic distortion of the THA has been investigated by measuring the spectral content of the single-ended output for a 15 GHz input signal by sweeping its input power up to the P1dB level of the THA at this frequency. Figure 8 shows an HD2 and HD3 of −15.5 dB and −30.3 dB, respectively at the input power of +7.5 dBm which is the P1dB compression point of the THA at 15 GHz. 
V. CONCLUSION
A 50 GSamples/s THA has been designed using fast basecollector diodes and fabricated in 0.25 µm InP HBT technology. The reported THA has the fastest sampling rate among the reported THAs [4] , [5] in the InP HBT technology. Timedomain measurement at 50 GSamples/s sampling rate is presented for a 10 GHz signal. The THA achieves IIP3 more than +16 dBm up to 22 GHz of the input signal frequency which makes it a proper choice for high speed ADC applications. An example of spectral characterization at 15 GHz shows an HD3 of −30.3 dB at the P1dB input power of THA which is +7.5 dBm. Finally, the beat frequency test at 40 GHz with Δf = 2 MHz exhibits an HD2 of −38.8 dB. Beat frequency test where a 40.002 GHz input signal is being sampled by 40 GSamples/s sampling rate.
